Converts an ONNX ML model protobuf from/to text, or tensor from/to text/CSV/raw data. (Windows command line tool)
☆20Jun 7, 2025Updated 8 months ago
Alternatives and similar repositories for Onnx2Text
Users that are interested in Onnx2Text are comparing it to the libraries listed below
Sorting:
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- [ICML 2022] "DepthShrinker: A New Compression Paradigm Towards Boosting Real-Hardware Efficiency of Compact Neural Networks", by Yonggan …☆35Jul 12, 2022Updated 3 years ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- This is a read-only mirror of the CRAN R package repository. speedglm — Fitting Linear and Generalized Linear Models to Large Data Sets…☆10May 6, 2023Updated 2 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- 《人工智能法规、伦理与社会影响》书稿☆13Aug 28, 2021Updated 4 years ago
- 本仓库储存了全志V3s芯片的开发板相关资料。仓库中包含了开发板原理图、PCB和制造文件以及相对应的u-boot、Linux Kernel、Buildroot的构建脚本。This repository stores development board related inf…☆13Sep 5, 2023Updated 2 years ago
- Model summary of keras pre-trained neural networks.☆12Aug 1, 2019Updated 6 years ago
- Implementation of webassembly code based on nodejs napi-addon.☆11Mar 11, 2019Updated 6 years ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- Official Code Implementation for the CCS 2022 Paper "On the Privacy Risks of Cell-Based NAS Architectures"☆11Nov 21, 2022Updated 3 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- https://nnsmith-asplos.rtfd.io Artifact of "NNSmith: Generating Diverse and Valid Test Cases for Deep Learning Compilers" ASPLOS'23☆11Mar 29, 2023Updated 2 years ago
- Various optimized implementations of YUV to RGB conversion routines☆12May 8, 2016Updated 9 years ago
- Code for "Training Adversarially Robust Sparse Networks via Bayesian Connectivity Sampling" [ICML 2021]☆10Mar 14, 2022Updated 3 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- A tool that can segment and recognize hand written letters☆10Dec 31, 2018Updated 7 years ago
- A curated list for Efficient Large Language Models☆11Mar 25, 2024Updated last year
- Simple persistent storage for C++ objects using virtual memory mapping mechanism☆18Nov 23, 2009Updated 16 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- A distributed heart rate monitor using Microsoft Band, Raspberry PI2, and Windows 10 UWP, Azure and Signal/R☆11Jul 15, 2015Updated 10 years ago
- An experiment with Thompson sampling and TD(0) on a grid world variant☆17Nov 8, 2013Updated 12 years ago
- ☆13Jul 25, 2024Updated last year
- A TensorFlow implementation of the RefineDet object detector model.☆11May 24, 2021Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- Accelerate convolution neural network for face recognition using GPU☆13Nov 24, 2020Updated 5 years ago
- Cross-platform socketpair functionality☆16May 15, 2025Updated 9 months ago
- Exposes the haproxy command socket over TCP using socat☆13May 28, 2020Updated 5 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- Command-line JSON processor☆14Oct 23, 2019Updated 6 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- Securing Deep Spiking Neural Networks against Adversarial Attacks through Inherent Structural Parameters☆13Aug 15, 2022Updated 3 years ago
- C++结构体序列化之Protobuf☆11Oct 23, 2022Updated 3 years ago
- PLCT实验室2019年开放日资料（OpenDay-2019）☆11Dec 20, 2019Updated 6 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Demo code for the paper: One Thing to Fool them All: Generating Interpretable, Universal, and Physically-Realizable Adversarial Features☆12Nov 30, 2023Updated 2 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago