alialaei1 / IOT-Security-Gadget-Based-on-ESP32

Related projects ⓘ

Alternatives and complementary repositories for IOT-Security-Gadget-Based-on-ESP32

• Rafiei-tayebe / AP4002
  Advanced Programming Course Materials
  ☆8Updated 2 years ago
• emrealci / FPGA-Verilog
  Practices related to the fundamental level of the programming language Verilog.
  ☆10Updated last year
• martinKindall / mips_cpu
  Single Cycle 32 bit MIPS
  ☆17Updated last year
• BrianHGinc / Verilog-Floating-Point-Clock-Divider
  Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…
  ☆14Updated 2 years ago
• pnvamshi / Hardware-Implementation-of-AES-VHDL
  Hardware Implementation of Advanced Encryption Standard Algorithm in VHDL
  ☆19Updated 4 years ago
• dugagjin / MIPS
  VHDL implementation of a MIPS processor for Spartan-6 FPGA
  ☆21Updated 7 years ago
• grant4001 / MNIST_Classification_FPGA
  ☆18Updated 4 years ago
• kooltzh / xilinx-coe-generator
  Python script for generating Xilinx .coe files for RAM initializing
  ☆15Updated 5 years ago
• WillGreen / timetoexplore
  Source code to accompany https://timetoexplore.net
  ☆62Updated 4 years ago
• arasgungore / VGA-based-screensaver
  A VHDL-based VGA driver to implement a square 41x41 screensaver that cycles through 256 different colors.
  ☆18Updated 2 years ago
• CoreyChen922 / sata_2_host_controller
  Sata 2 Host Controller for FPGA implementation
  ☆13Updated 7 years ago
• Anand270294 / AES-encryption-VSLI
  EE4415 Project : AES Verilog
  ☆9Updated 5 years ago
• areberoto / Image-Conv-VHDL
  Implementation of a 2D Convolution Filter using VHDL for FPGAs.
  ☆10Updated 2 years ago
• jonlwowski012 / OV7670_NEXYS4_Verilog
  This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog
  ☆26Updated 5 years ago
• Marco-Winzker / FPGA-FIR-Filter
  Lecture about FIR filter on an FPGA
  ☆13Updated 5 months ago
• IUST-Computer-Organization / LUMOS
  Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor
  ☆48Updated 4 months ago
• TimRudy / uart-verilog
  A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
  ☆19Updated last year
• kkudrolli / Team-SDK-545
  An FPGA design project by Kais Kudrolli, Sohil Shah, and DongJoon Park for 18-545 at Carnegie Mellon University.
  ☆11Updated 6 years ago
• inaciose / noos
  Allwinner A20 bare metal samples
  ☆10Updated 7 years ago
• sycapple / BIT_Automatic_praise_program
  ☆13Updated 4 months ago
• neelkshah / MIPS-Processor
  5-stage pipelined 32-bit MIPS microprocessor in Verilog
  ☆118Updated 4 years ago
• VideoGPU / FMC_MIPI
  FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface
  ☆15Updated last year
• aklsh / getting-started-with-verilog
  Verilog modules for beginners
  ☆23Updated 2 years ago
• primiano / tetris-vhdl
  A bare-metal pure hardware implementation of the Tetris game for FPGA
  ☆20Updated 7 years ago
• arasgungore / Learning-C-Programming
  An archive containing all of the Turkish C coding lectures and exercises I have written back when I have started learning programming.
  ☆12Updated 9 months ago
• drom / spi
  spi memory controller
  ☆21Updated 7 years ago
• WajahatRiaz / QuadSPI
  RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.
  ☆18Updated 2 years ago
• fpgacademy / Lab_Exercises_Digital_Logic
  ☆10Updated 2 years ago
• MaorAssayag / Architecture-of-CPU-projects
  VHDL , ModelSIM, Quartus, FPGA, Image Processing
  ☆16Updated 5 years ago