A toy x86 disassembler and x86 style toy chip
☆15Dec 30, 2011Updated 14 years ago
Alternatives and similar repositories for salent
Users that are interested in salent are comparing it to the libraries listed below
Sorting:
- Lua dialect in rust☆22Jun 17, 2021Updated 4 years ago
- a tiny nosql database supporting pluggable storage engine.☆40Dec 4, 2017Updated 8 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- 北大编译课程实践，独立完成的C语言子集SysY编译器，实现了从C语言编译到Koopa IR，再从Koopa IR编译到RISC-V汇编的实现☆34Jul 16, 2024Updated last year
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- For stackoverflow answers☆10Feb 14, 2017Updated 9 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- 我的第一本小说《成年早期》☆12Jun 21, 2023Updated 2 years ago
- Arcade boxing game for iPhone☆43May 29, 2011Updated 14 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- clone of https://sourceforge.net/projects/eidauthenticate☆12Sep 24, 2019Updated 6 years ago
- The very functional operating system☆11Oct 4, 2019Updated 6 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- SIGPLAN website☆13Feb 23, 2026Updated last week
- LLVM Essentials 中文版☆12Feb 18, 2025Updated last year
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- Commerce Integration Framework (CIF) Hybris Integration Project☆20Jun 30, 2025Updated 8 months ago
- ☆11May 8, 2022Updated 3 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Simple impex syntax colorer for Eclipse 3.5+☆23Apr 4, 2014Updated 11 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- Library that provides an actor style message-passing programming model (in C++).☆23Sep 1, 2015Updated 10 years ago
- Source code for ArcGIS Viewer for Flex - APPLICATION BUILDER.☆18Nov 25, 2014Updated 11 years ago
- Building a toy OS in Rust.☆13Sep 14, 2016Updated 9 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- Scheme implementation written in Rust☆35Jan 22, 2015Updated 11 years ago
- Work for Crafting a Compiler by Fischer, Cytron & LeBlanc.☆11Dec 1, 2019Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- Easily inject code into OS X apps☆63Oct 1, 2013Updated 12 years ago