Xilinx-CNS / tcpdirectView external linksLinks
AMD TCPDirect ultra low latency kernel bypass TCP and UDP implementation for AMD Solarflare network adapters, to be used with corresponding versions of Onload®️ at https://github.com/Xilinx-CNS/onload. The stable branch is currently `v8_1`.
☆76Feb 5, 2026Updated last week
Alternatives and similar repositories for tcpdirect
Users that are interested in tcpdirect are comparing it to the libraries listed below
Sorting:
- OpenOnload high performance user-level network stack☆762Feb 4, 2026Updated last week
- Publicly available Container Images☆12Jan 6, 2026Updated last month
- Scheduling algorithms for deadline constrained weighted traffic in a collocated network☆13Feb 3, 2018Updated 8 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- We want to achieve to a great layer over PostgreSQL, with caching, advanced user management and master/replica load balancing.☆14Aug 14, 2023Updated 2 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆59Jan 10, 2024Updated 2 years ago
- DPDK (Data plane development kit) tutorials written in C++ for beginner and advanced users.☆36Jan 4, 2026Updated last month
- The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…☆172Apr 25, 2024Updated last year
- Learn To Receive, Parse and Transmit☆26Feb 11, 2025Updated last year
- A simple coroutine-based reactor library☆49Feb 2, 2026Updated last week
- The official repository for the paper Adversarial Inverse Reinforcement Learning for Market Making (2024) published and presented at the …☆32Dec 14, 2025Updated last month
- SolarCapture network packet capture suite☆30Jan 15, 2026Updated 3 weeks ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- A collection of non-blocking(polling) network libs for Linux, also support solarflare APIs(Tcpdirect/Efvi)☆252Apr 22, 2025Updated 9 months ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆32Jan 2, 2024Updated 2 years ago
- DR3 enables users to write vectorised code using generic lambdas and filters. Switch instruction set just by changing enclosing namespace…☆38Dec 23, 2025Updated last month
- ☆12Dec 21, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- MPTCP implementation for ns 3.23☆32Oct 6, 2015Updated 10 years ago
- Uses L2 data's change in time to estimate a L3 order book microstructure on Binance☆173Jan 31, 2026Updated last week
- ☆11Jul 27, 2016Updated 9 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- Shortest path using BFS for unweighted graph☆10Oct 10, 2019Updated 6 years ago
- AMP active measurement client software☆10Jul 6, 2025Updated 7 months ago
- ☆31Jan 29, 2016Updated 10 years ago
- UDP Server/Client for Windows in C programming language, with Winsock 2.2.☆10Nov 19, 2019Updated 6 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Source code for The Art of Coding: The Language of Drawing, Graphics, and Animation☆11Mar 30, 2020Updated 5 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- Multithreaded order matching engine in C++11 using FIX protocol for Linux/Windows☆43Apr 10, 2016Updated 9 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago