Alternatives and similar repositories for RISCV-Instruction-simulator

Users that are interested in RISCV-Instruction-simulator are comparing it to the libraries listed below

• toddmaustin / kevlar
  KEVLAR memory defenses.
  ☆17Updated 9 months ago
• cispa / hammulator
  Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
  ☆17Updated 3 months ago
• sith-lab / gpuhammer
  ☆73Updated 3 months ago
• geohot / tt06-fp4-mac
  FP4 MAC Array
  ☆19Updated last year
• cchan / fp8_mul
  A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
  ☆14Updated 3 years ago
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆39Updated 9 months ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆20Updated 3 years ago
• skudlur / RISCulator
  RISCulator is a RISC-V emulator.
  ☆12Updated 2 years ago
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆64Updated last year
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆117Updated 3 years ago
• hoseinyavarzadeh / Pathfinder_Attack
  Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor
  ☆21Updated last year
• antmicro / rowhammer-tester
  ☆71Updated last month
• taraeicher / PerceptronBranchPredictor
  Perceptron-based branch predictor written in C++
  ☆12Updated 9 years ago
• splinedrive / KianV-RV32IMA-RISC-V-uLinux-SoC
  ☆18Updated 2 months ago
• GeekAlexis / superscalar-mips
  A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines
  ☆11Updated 6 years ago
• MATCHA-MIT / SHD-StarterCode
  Student Starter Code for Secure Hardware Design at MIT
  ☆82Updated last year
• tenstorrent / tensix-isa-simulator
  ☆27Updated 9 months ago
• emsec / ConFuzz
  ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.
  ☆15Updated last month
• sycuricon / MorFuzz
  Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
  ☆46Updated 7 months ago
• asinghani / 18224-s23-tapeout
  Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023
  ☆18Updated 2 years ago
• iot-lab / iot-lab-training
  Training support for the IoT-LAB testbed
  ☆16Updated 5 months ago
• IamVNIE / Hardware-Security
  Hardware Security Labs
  ☆30Updated 8 years ago
• comsec-group / mucfi
  Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…
  ☆16Updated 5 months ago
• robgiorgi / freess
  RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm
  ☆27Updated last month
• openhwgroup / cvw-arch-verif
  The purpose of the repo is to support CORE-V Wally architectural verification
  ☆16Updated last month
• tgautam03 / tGeMM
  General Matrix Multiplication using NVIDIA Tensor Cores
  ☆27Updated 10 months ago
• ctrippel / checkmate
  ☆36Updated 6 years ago
• RCSL-HKUST / heterosim
  HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…
  ☆21Updated 9 years ago
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 9 years ago
• trailofbits / LeftoverLocalsRelease
  The public release of LeftoverLocals code
  ☆70Updated last year