Alternatives and similar repositories for RISCV-Instruction-simulator

Users that are interested in RISCV-Instruction-simulator are comparing it to the libraries listed below

• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆63Updated last year
• hoseinyavarzadeh / Pathfinder_Attack
  Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor
  ☆20Updated last year
• sith-lab / gpuhammer
  ☆67Updated last month
• emsec / ConFuzz
  ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.
  ☆15Updated 3 months ago
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆117Updated 3 years ago
• comsec-group / mucfi
  Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…
  ☆15Updated 3 months ago
• newaetech / chipwhisperer-husky-fpga
  FPGA design and test files for ChipWhisperer-Husky.
  ☆17Updated last week
• skudlur / RISCulator
  RISCulator is a RISC-V emulator.
  ☆12Updated 2 years ago
• antmicro / rowhammer-tester
  ☆70Updated 5 months ago
• robgiorgi / freess
  RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm
  ☆25Updated 3 months ago
• ATaylorCEngFIET / introduction_to_vivado
  ☆20Updated 2 years ago
• HACKE-RC / Jack-Compiler
  Compiler for the Jack Programming Language
  ☆19Updated 11 months ago
• toddmaustin / kevlar
  KEVLAR memory defenses.
  ☆17Updated 7 months ago
• s4dr0t1 / assemblyShenanigans
  My attempt to teach others about microprocessors and programming in IA-32 and IA-64 assembly, and to spread the word of how awesome it is…
  ☆28Updated 3 years ago
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆39Updated 7 months ago
• cispa / hammulator
  Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
  ☆17Updated last month
• Sekky61 / riscv-sim
  Web-based RISC-V superscalar simulator
  ☆16Updated 6 months ago
• sycuricon / MorFuzz
  Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
  ☆45Updated 5 months ago
• sinloss / EQGRP
  A 2-in-1 toolset of https://github.com/x0rz/EQGRP_Lost_in_Translation and https://github.com/x0rz/EQGRP
  ☆25Updated 6 years ago
• trailofbits / LeftoverLocalsRelease
  The public release of LeftoverLocals code
  ☆70Updated last year
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆20Updated 3 years ago
• mobarski / vimes2
  Virtual Machines Experimentation Sandbox 2
  ☆16Updated last year
• gfw-report / ndss25-wallbleed
  This repo includes the artifacts for the NDSS 2025 paper "Wallbleed: A Memory Disclosure Vulnerability in the Great Firewall of China": h…
  ☆38Updated 7 months ago
• cispa / GhostWrite
  Proof-of-concept for the GhostWrite CPU bug.
  ☆114Updated last year
• klessydra / T02x
  A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores
  ☆23Updated last year
• RischardV / riscv-alphanumeric-shellcoding
  Alphanumeric+1 shellcoding tools for RISC-V
  ☆37Updated 6 years ago
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆19Updated 10 months ago
• greentfrapp / apple-neuralhash-attack
  Demonstrates iterative FGSM on Apple's NeuralHash model.
  ☆16Updated 4 years ago
• sdasgup3 / parallel-processor-design
  Super scalar Processor design
  ☆21Updated 11 years ago
• tgautam03 / tGeMM
  General Matrix Multiplication using NVIDIA Tensor Cores
  ☆22Updated 8 months ago