RolandSall / Software-Concepts

Related projects ⓘ

Alternatives and complementary repositories for Software-Concepts

• antmicro / kenning-pipeline-manager
  ☆17Updated last month
• iic-jku / IIC-RALF
  Reinforcement learning assisted analog layout design flow.
  ☆11Updated 3 months ago
• idea-fasoc / openfasoc-tapeouts
  Tapeouts done using OpenFASOC
  ☆11Updated 6 months ago
• TheMightyDuckOfDoom / liberty74
  A Fully Open-Source Verilog-to-PCB Flow
  ☆16Updated 4 months ago
• rejunity / tt05-psg-sn76489
  TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instrum…
  ☆53Updated last week
• chipsalliance / foundation
  Governance-related CHIPS Alliance documents, guides etc.
  ☆10Updated last year
• ojasvi-shah / Advanced-Physical-Design-Using-OpenLANE--Ojasvi-Shah
  Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah
  ☆10Updated 3 weeks ago
• AngeloJacobo / ULX3S_FPGA_Camera_Streaming
  Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board
  ☆20Updated 2 years ago
• aesc-silicon / i2c-gpio-expander
  ☆22Updated this week
• YoWASP / toolchain-demo
  Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board
  ☆11Updated 10 months ago
• westonb / sky130-analog
  Analog and power building blocks for sky130 pdk
  ☆20Updated 3 years ago
• dan-rodrigues / caravel_vdp_lite
  ☆19Updated 3 years ago
• abdelazeem201 / SoC-Implementation-of-OpenMSP430-Microcontroller
  The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…
  ☆14Updated 2 years ago
• splinedrive / kianFpgaPong
  Basic Pong you can extend with rotary, sound, vga generator and autopilot
  ☆12Updated 3 years ago
• MatBucher / ekv3model
  ☆13Updated 6 months ago
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆40Updated 11 months ago
• olofk / fusesocotb
  Quick'n'dirty FuseSoC+cocotb example
  ☆17Updated 4 months ago
• efabless / clear
  ☆57Updated 2 months ago
• aignacio / nox
  RISC-V Nox core
  ☆61Updated 3 months ago
• google / bigspicy
  ☆38Updated last year
• TinyTapeout / tinytapeout-ihp-0p1
  Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process
  ☆14Updated 3 months ago
• timot3 / ECE385-Ethernet
  ECE 385 Final Project -- Ethernet on MAX10 DE10-Lite FPGA and Nios II soft processor
  ☆12Updated 2 years ago
• ranzbak / qmtech_minimig
  KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.
  ☆20Updated last year
• Digilent / Genesys-ZU
  ☆10Updated 4 months ago
• vsdip / avsddac_3v3_sky130_v2
  ☆16Updated 2 years ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆17Updated 3 years ago
• efard / DSPHDL
  ☆40Updated 8 months ago
• The-OpenROAD-Project / asap7_pdk_r1p7
  ☆13Updated 3 months ago
• mattvenn / logLUTs
  Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
  ☆19Updated last year
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆23Updated this week