RohitKaushal7 / trie-searchView external linksLinks
A little search engine implementation using trie data structure.
☆17Nov 8, 2021Updated 4 years ago
Alternatives and similar repositories for trie-search
Users that are interested in trie-search are comparing it to the libraries listed below
Sorting:
- Sparse Matrix Factorization (SMF) is a key component in many machine learning problems and there exist a verity a applications in real-w…☆11Jan 25, 2016Updated 10 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- 整理面試的筆記☆17May 17, 2019Updated 6 years ago
- ☆10May 7, 2020Updated 5 years ago
- Parallel high performance C++ containers (set and map)☆16Feb 25, 2024Updated last year
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 7 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- A low-overhead, task-based threading API using a thread-pool of C++11 threads☆11Oct 29, 2018Updated 7 years ago
- Embedded System Bare-Metal Programming for the STM Nucleo 144 Family. Drivers for DMA,ADC,UART,TIMERS, GPIO,SPI,I2C,RTC,SysTick. No libra…☆14Jun 28, 2025Updated 7 months ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- List of resources about modern dynamic polymorphism in C++.☆12Sep 29, 2018Updated 7 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- SPar is an internal DSL for high-level stream parallelism☆10Aug 2, 2020Updated 5 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- C++/Tcl, a library that allows to easily integrate C++ and Tcl.☆12Apr 26, 2018Updated 7 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- Header only c++ expression parsing library with AST building and GLSL shader generation☆20Jul 1, 2014Updated 11 years ago
- Replaces the 16 DRAM chips with a small module of SRAM☆11Feb 16, 2021Updated 5 years ago
- A high performance C++ math library. https://bitbucket.org/blaze-lib/blaze☆10Dec 7, 2025Updated 2 months ago
- An implementation of "Concurrent Multi-level Arrays: Wait-free Extensible Hash Maps"☆11Nov 12, 2015Updated 10 years ago
- A C/C++ library for parsing and evaluation of arithmetic expressions.☆11Sep 4, 2022Updated 3 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Mar 31, 2021Updated 4 years ago
- ExBLAS: fast, accurate, and reproducible BLAS☆15Sep 13, 2021Updated 4 years ago
- C++ library for graph ordering☆15Mar 20, 2020Updated 5 years ago
- TopK Algorithms Benchmark☆10Jul 16, 2019Updated 6 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- A simple protocol buffer for (lua, c++, c# )☆10Oct 15, 2024Updated last year
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- A intelligent matrix format designer for SpMV☆10Oct 10, 2023Updated 2 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- Massively Scalable Parallel GMRES C-code for Sparse System of Equations☆13Feb 16, 2016Updated 10 years ago
- Gate-Level Simulation on a GPU☆10Nov 22, 2016Updated 9 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 4 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- Lemon is an LALR(1) parser generator for C or C++.☆17Jun 10, 2014Updated 11 years ago
- 这是针对CS61B: Data Structures, Spring 2021版本的gitlet构建，Java 版本控制系统 Git 的独立实现。Gitlet 支持 Git 的大多数本地功能：添加、提交、签出、日志，以及分支操作，包括 merge 和 rebase☆14Feb 20, 2025Updated 11 months ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆14Jul 21, 2022Updated 3 years ago