Ping-Foundation / Yeng-App-Android
This is the Android module for Yeng App.
☆89Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Yeng-App-Android
- Imagine standing at the check-out counter at the grocery store with a long line behind you and the cashier not-so-quietly announces that …☆18Updated 2 years ago
- ☆11Updated 6 years ago
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆7Updated 2 years ago
- ☆13Updated 2 weeks ago
- This repository contains information required to successfully complete Hands-on Sessions of various events conducted under WoS.☆9Updated 4 years ago
- Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line☆14Updated 5 years ago
- In this project, we have built a system that lets you control your presentation using hand gestures instead of buttons.☆14Updated 2 years ago
- This repository hosts the contents of the AI handson workshop, oneAPI Devsummit South East Asia 2023☆11Updated last year
- ☆16Updated 3 months ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆12Updated 3 years ago
- This is a Devnagri based OCR made for image processing project using Keras☆18Updated 5 years ago
- All of my Verilog_HDL codes☆11Updated 3 years ago
- This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the N…☆16Updated 2 years ago
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆9Updated 4 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆39Updated 4 years ago
- Digital Design verilog tricky problems having industry standards☆22Updated 4 years ago
- ☆16Updated last year
- 想打造一个全能的翻译，但并不全能，甚至全不能。。☆9Updated 6 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆12Updated 5 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆21Updated 5 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆98Updated 2 years ago
- 一生一芯项目☆11Updated last year
- ☆16Updated 3 years ago
- ☆10Updated 5 years ago
- UVM Testbench for synchronus fifo☆15Updated 4 years ago
- Share.io is a File Transfering app that allows large file to be transfered easily over the internet. Built on Django-Python☆10Updated last year
- We create this robot for RoboFest 2023☆16Updated 7 months ago
- opensource EDA tool flor VLSI design☆29Updated last year
- PyTorch Tutorial to train ConvNets for Image Classification.☆10Updated 3 years ago