Minkov / python-advanced-demos

Related projects ⓘ

Alternatives and complementary repositories for python-advanced-demos

• BG-IT-Edu / School-Programming
  Хранилище за свободно учебно съдържание по програмиране, информатика и ИТ за българските училища в помощ на ИТ учителите
  ☆132Updated this week
• LinkedInLearning / level-up-python-data-acquisitions-prep-EDA-3083218
  This is the LinkedIn Learning repository for Level Up: Python Data Acquisitions, Prep, & EDA.
  ☆10Updated 2 years ago
• jincongho / ARM-Assembly-Language-Fundamentals-and-Techniques
  Study notes for ARM Assembly Language: Fundamentals and Techniques, Second Edition William Hohl, Christopher Hinds
  ☆11Updated 7 years ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆110Updated 3 years ago
• SI-RISCV / hbird-e-sdk
  Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/
  ☆110Updated 3 years ago
• andreamerello / zynqmp-zcu102
  zynqmp-zcu102 hacks
  ☆19Updated 7 years ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆74Updated 4 years ago
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆168Updated 9 months ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆444Updated this week
• gillianGan / ahb_sram_master
  ☆18Updated 4 years ago
• lucky-wfw / IC_System_Design
  Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …
  ☆24Updated 3 years ago
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆93Updated 10 years ago
• rgwan / kamikaze
  Light-weight RISC-V RV32IMC microcontroller core.
  ☆103Updated 7 years ago
• GodelMachine / AHB2
  AMBA AHB 2.0 VIP in SystemVerilog UVM
  ☆147Updated 4 years ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆242Updated 7 months ago
• Digilent / linux-Digilent-Dev
  Linux Kernel Repository for Digilent FPGA Boards (downstream from Xilinx Official Repository)
  ☆22Updated 8 years ago
• Prajwal-ECE / RTL-Coding
  ☆9Updated last year
• ARM-software / coresight-wire-protocol
  Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.
  ☆25Updated 4 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆543Updated 3 months ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆148Updated 2 years ago
• cyyself / compilation-principle
  编译原理作业与实验
  ☆9Updated 3 years ago
• 4get / uvm_book_examples
  UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition
  ☆29Updated 10 years ago
• zhajio1988 / YASA
  Yet Another Simulation Architecture
  ☆73Updated 4 years ago
• Xilinx / XilinxBoardStore
  ☆255Updated 2 weeks ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆199Updated 4 years ago
• chipsalliance / Cores-VeeR-EH2
  ☆214Updated last year
• hCODE-FPGA / hCODE
  ☆24Updated 5 years ago
• XUANTIE-RV / opene906
  OpenXuantie - OpenE906 Core
  ☆134Updated 4 months ago
• hellovimo / uvm_testbench_gen
  Novel GUI Based UVM Testbench Template Builder
  ☆118Updated 3 years ago