Kasyfil97 / Fraud-Transaction-Detection-by-Balancing-Distribution
Imagine standing at the check-out counter at the grocery store with a long line behind you and the cashier not-so-quietly announces that your card has been declined. In this moment, you probably aren’t thinking about the data science that determined your fate. Embarrassed, and certain you have the funds to cover everything needed for an epic na…
☆18Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Fraud-Transaction-Detection-by-Balancing-Distribution
- ☆16Updated 3 months ago
- ☆11Updated 6 years ago
- In this project, we have built a system that lets you control your presentation using hand gestures instead of buttons.☆14Updated 2 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆29Updated last year
- Environmental Studies (P/F course) - End Semester Project☆9Updated 3 years ago
- ☆10Updated 5 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆39Updated 4 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆10Updated 2 years ago
- ☆13Updated 2 weeks ago
- Hacktoberfest '24 Repos☆9Updated 3 weeks ago
- IEEE Executive project for the year 2021-2022☆8Updated last year
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆11Updated 4 years ago
- SRAM☆8Updated 4 years ago
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆7Updated 2 years ago
- ☆9Updated last year
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆35Updated 5 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆52Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- 16 bit CPU created in Vivado with Verilog☆17Updated 2 years ago
- This repository hosts the contents of the AI handson workshop, oneAPI Devsummit South East Asia 2023☆11Updated last year
- 2020 xilinx summer school☆17Updated 4 years ago
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆9Updated 4 years ago
- opensource EDA tool flor VLSI design☆29Updated last year
- HLS project modeling various sparse accelerators.☆11Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆16Updated this week
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- An FPGA design for simulating biological neurons☆12Updated 4 months ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆15Updated 5 years ago