camke实用指南，带你快速学会写一个好的cmake，该教程深入简出，值得拥有！！
☆44Sep 17, 2023Updated 3 years ago
Alternatives and similar repositories for use_cmake
Users that are interested in use_cmake are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- ☆13Mar 3, 2026Updated 7 months ago
- GoWin FPGA implement nes/fc☆15Sep 22, 2023Updated 3 years ago
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 4 years ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆20Oct 28, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Phased Array Radar☆14Aug 15, 2012Updated 14 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- Script for decoding raw bayer images (e.g. raw8, raw10, raw12, raw16).☆13Feb 7, 2023Updated 3 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- 基于FPGA的PCIe 板卡，支持 离散量输入输出、ARINC429协议☆18Dec 1, 2022Updated 3 years ago
- ☆11May 27, 2014Updated 12 years ago
- 霹雳吧啦☆17Aug 15, 2022Updated 4 years ago
- Shadowsocks/ShadowsocksR 账号在线监控☆12Nov 25, 2018Updated 7 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆34Jul 23, 2024Updated 2 years ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆15Mar 30, 2026Updated 6 months ago
- PC-side code for PacGoc, enterprise grand prize-winning work at PangoMirco Cup CICC 2024. [第八届集创赛紫光同创杯企业大奖获奖作品]☆20Oct 12, 2024Updated 2 years ago
- A MATLAB toolbox for simulating multi-channel communications.☆18Jun 4, 2025Updated last year
- The xline-operator is a powerful tool designed to automate the process of bootstrapping, monitoring, snapshotting, and recovering an xlin…☆16Feb 19, 2024Updated 2 years ago
- The codes for the paper "Channel Estimation in Broadband Millimeter Wave MIMO Systems with Few-Bit ADCs"☆13Sep 5, 2026Updated last month
- ☆21Dec 9, 2018Updated 7 years ago
- 懂得自然懂☆11Aug 18, 2017Updated 9 years ago
- MicroROS on RT-Thread (ROS2).☆35Oct 31, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- tetris game on FPGA☆15Jun 5, 2016Updated 10 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Mar 28, 2017Updated 9 years ago
- 数字逻辑课程设计，在Spartan-3的板上实现一个贪吃蛇的小游戏。☆15Jan 27, 2016Updated 10 years ago
- b站上的课程☆87Aug 25, 2023Updated 3 years ago
- 人气（伪）ARPG——《封印》☆11May 23, 2018Updated 8 years ago
- These codes are for the paper that published on IEEE COMML: F. Liu, X. Shang, Y. Cheng and G. Zhang, "Computationally Efficient Maximum …☆11Apr 15, 2022Updated 4 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Jan 13, 2016Updated 10 years ago
- a FPGA implementation for tetris game.☆19Jun 18, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Udacity CarND-Kidnapped-Vehicle project☆15Mar 28, 2020Updated 6 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 4 years ago
- AGC algorithm for radio signals implemented in Matlab.☆15Jun 13, 2019Updated 7 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Apr 12, 2017Updated 9 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- ☆27Jun 12, 2022Updated 4 years ago
- consuming less finger, less brain and less cpu to read and write code☆10Dec 13, 2019Updated 6 years ago