HongyuHe / memory-allocator
A memory allocator written in C.
☆6Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for memory-allocator
- Sample code for the Breakfast Search Club.☆6Updated 4 years ago
- Two old-school games with fancy features and GUI.☆8Updated 3 years ago
- 🖥️ An instruction set architecture (a subset of the JVM assembly language) used in the Java platform.☆9Updated 3 years ago
- A Unix shell written in C.☆8Updated 3 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 2 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 2 years ago
- Cluster simulator with far memory☆12Updated 4 years ago
- Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems☆13Updated 3 years ago
- Artifact package for CBMM paper (ATC'22)☆8Updated 2 years ago
- A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/☆15Updated last year
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- memory access workload simulator☆20Updated last month
- ☆28Updated 3 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆15Updated 2 years ago
- ☆13Updated 3 years ago
- ☆12Updated last year
- Load generator for memcached (multi threaded, multi machine)☆17Updated last year
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆26Updated last year
- Tiered Memory Management: Access Latency is the Key!☆17Updated last month
- ☆18Updated 2 years ago
- ☆23Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆15Updated 4 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆35Updated 7 months ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- ☆14Updated 7 years ago
- TRAGEN: A Synthetic Trace Generator for Realistic Cache Simulations☆20Updated 7 months ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆42Updated 7 years ago
- µSuite: A Benchmark Suite for Microservices☆42Updated 3 years ago
- VANS: A validated NVRAM simulator☆26Updated 11 months ago