FlareCoding / StelluxOS
Stellux operating system is my research operating system project inspired by Symbiote's philosophy of providing runtime privilege level switching for userspace threads.
☆15Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for StelluxOS
- ☆243Updated this week
- RISC-V Assembly Language Programming☆209Updated 3 months ago
- Map uncached memory in userspace Linux kernel module☆18Updated 9 months ago
- A collection of performance analysis tools, recipes, handy scripts, microbenchmarks & more☆117Updated this week
- 32-bit RISC-V CPU in ~800 lines of C89☆611Updated 7 months ago
- Tools and Reference Code for Intel Optimizations (eg Large Pages)☆136Updated 2 months ago
- The gem5 Bootcamp 2022 environment. Archived.☆35Updated 4 months ago
- The Herd toolsuite to deal with .cat memory models (version 7.xx)☆226Updated this week
- This repo is no longer active. sched_ext is now developed in https://git.kernel.org/pub/scm/linux/kernel/git/tj/sched_ext.git/☆132Updated 5 months ago
- ☆114Updated this week
- ☆41Updated 4 years ago
- ☆13Updated this week
- How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs☆51Updated 5 months ago
- A simple superscalar out-of-order RISC-V microprocessor☆177Updated this week
- an operating system for the Raspberry Pi 4B in the making☆55Updated 7 months ago
- PCIe Device Emulation in QEMU☆50Updated last year
- The main Embench repository☆258Updated 2 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆603Updated this week
- FEMU: Accurate, Scalable and Extensible NVMe SSD Emulator (FAST'18). Please checkout https://github.com/vtess/FEMU for latest development…☆15Updated 2 years ago
- Style file for drawing timing diagrams in LaTeX☆22Updated last year
- Tools for analyzing and browsing Tarmac instruction traces.☆69Updated 3 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆204Updated 7 months ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆398Updated 7 months ago
- A configurable RTL to bitstream FPGA toolchain☆256Updated this week
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆574Updated last week
- A tool to measure CPU core to core latency☆137Updated last year
- ☆92Updated this week
- An unofficial assembly reference for RISC-V.☆459Updated last week
- Bao, a Lightweight Static Partitioning Hypervisor☆379Updated this week
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆40Updated 7 months ago