FengJungle整理的USB协议2.0中文版（持续更新）
☆110Feb 15, 2020Updated 6 years ago
Alternatives and similar repositories for USB_Protocol_CH
Users that are interested in USB_Protocol_CH are comparing it to the libraries listed below
Sorting:
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 8 years ago
- SENT (SAE J2716) Analyzer for Saleae USB logic analyzer☆15Aug 28, 2020Updated 5 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆65Feb 13, 2025Updated last year
- The UVM written in Python☆17Dec 26, 2025Updated 2 months ago
- Matrix multiplication on multiple Nios II cores☆16Feb 12, 2020Updated 6 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆237Oct 30, 2022Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆88May 15, 2021Updated 4 years ago
- Yet another free 8051 FPGA core☆37Sep 16, 2018Updated 7 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Oct 27, 2012Updated 13 years ago
- ☆15Jan 9, 2022Updated 4 years ago
- 如何把一个大型第一人称射击游戏保存在只有 256KB Flash 的 STM32F103RC 里面☆16Mar 8, 2020Updated 6 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.☆14Oct 9, 2025Updated 5 months ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- USB Type-C Power Delivery FPGA☆29Sep 25, 2022Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Dec 2, 2018Updated 7 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- 8051 core☆113Jul 17, 2014Updated 11 years ago
- FPGAandLAN☆28Jun 13, 2021Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆98Jun 6, 2020Updated 5 years ago
- Tcore是我在暑假参与清华陈渝教授带领的summer school时和同来参与研修的东南大学李可然同学决定一起做的在一个基于Rcore衍生项目，终极目标是一起做出一个基于Riscv的Cpu并且开发一个可以移植到该Cpu上完整的操作系统，将操作系统继续钻研下去☆14Oct 23, 2019Updated 6 years ago
- UART Communication Protocol, support all platform☆11Feb 24, 2026Updated 3 weeks ago
- STM32 as USB device using WINUSB.☆28Oct 11, 2020Updated 5 years ago
- Menu Manager library for manage the menu & items with support click event☆14Jan 31, 2021Updated 5 years ago
- ☆19Jul 25, 2018Updated 7 years ago
- Ymodem IAP C#☆15Dec 29, 2018Updated 7 years ago
- 2014 UCSC Extension FPGA class☆22Oct 23, 2015Updated 10 years ago
- ☆19May 1, 2023Updated 2 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆575Oct 10, 2021Updated 4 years ago
- Minimal PS4 5.05 jailbreak on a ESP32. Compiles in the Arduino IDE.☆16Sep 10, 2020Updated 5 years ago
- JSON schema for WaveDrom☆39Apr 21, 2020Updated 5 years ago
- A plugin for deluge (torrent client)☆12Jan 4, 2012Updated 14 years ago
- Raspberry Pi Pico Home Automation Firmware☆15Jan 23, 2023Updated 3 years ago
- Lightweight USB device and host stack for STM32 and other MCUs. Ready for USB 3.0 device.☆612Nov 30, 2023Updated 2 years ago
- RT-Thread操作系统的uCOS-II兼容层 | uCOS-II RTOS Application Compatibility Layer (ACL) for RT-Thread☆36Dec 26, 2022Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆77Dec 7, 2020Updated 5 years ago