BigBen3918 / chain-dex-uikit

Related projects ⓘ

Alternatives and complementary repositories for chain-dex-uikit

• euphoric-hardware / simcommand
  SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
  ☆14Updated last year
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆15Updated 2 months ago
• FPGAOL-CE / osstoolchain-docker-things
  Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more
  ☆10Updated this week
• j-marjanovic / chisel-bfm-tester
  BFM Tester for Chisel HDL
  ☆14Updated 2 years ago
• Kingtous / WebC-llvm-compiler
  An WebC(self-designed) Compiler based on LLVM, which make it easy to develop web server. 使用LLVM框架的WebC语言编译器🔧
  ☆10Updated 2 years ago
• EDAPack / edapack
  Provides a packaged collection of open source EDA tools
  ☆12Updated 5 years ago
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆19Updated 3 months ago
• SymbioticEDA / sva-demos
  SVA examples and demonstration
  ☆16Updated 4 years ago
• fm4dd / gatemate-riscv
  RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga
  ☆12Updated last month
• yamak / axi-nodes
  ☆19Updated 2 years ago
• TsaiAnson / verif
  ☆11Updated 3 years ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆16Updated 2 years ago
• kammoh / chisel-arithmetics
  Implementation of low-level hardware arithmatic operations in Chisel
  ☆8Updated 5 years ago
• stephenneuendorffer / vyasa
  Xilinx Modifications to Halide
  ☆9Updated 3 years ago
• NJDFan / register-maps
  Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.
  ☆12Updated 2 years ago
• tenstorrent / luwen
  Tenstorrent system interface library
  ☆14Updated this week
• drom / sta
  🕒 Static Timing Analysis diagram renderer
  ☆12Updated 10 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆37Updated last year
• dalance / sdcx
  ☆12Updated this week
• efeslab / hardware-bugbase
  ☆16Updated 5 months ago
• abs-tudelft / vhsnunzip
  Hardware Snappy decompressor
  ☆10Updated 2 months ago
• hackfin / MaSoCist
  A linux'ish build system for System on Chip designs, based on GHDL
  ☆11Updated 4 years ago
• Arteris-IP / tlm2-interfaces
  contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols
  ☆48Updated last month
• ecilasun / e32e
  Latest in the line of the E32 processors with better/generic cache placement
  ☆10Updated last year
• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆10Updated 7 months ago
• trusster / trusster
  Hardware Verification library for C++, SystemC and SystemVerilog
  ☆27Updated 11 years ago
• sgherbst / pysvinst
  Python library for parsing module definitions and instantiations from SystemVerilog files
  ☆22Updated 3 years ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆22Updated 2 weeks ago
• Doulos / SystemC-Engine
  Explore the behavior SystemC kernel event-driven simulator (aka "the engine")
  ☆11Updated 9 months ago