基于剪枝的神经网络压缩与加速
☆23May 19, 2019Updated 6 years ago
Alternatives and similar repositories for Graduation-Design
Users that are interested in Graduation-Design are comparing it to the libraries listed below
Sorting:
- ☆22Jan 29, 2018Updated 8 years ago
- Keypoints-detection in tensorflow and tensorRT C++☆14Mar 4, 2020Updated 6 years ago
- ☆11May 25, 2018Updated 7 years ago
- Soft Filter Pruning for Accelerating Deep Convolutional Neural Networks☆385Oct 2, 2019Updated 6 years ago
- 模型压缩demo（剪枝、量化、知识蒸馏）☆78Apr 20, 2020Updated 5 years ago
- 18-19目标检测论文汇总☆12May 23, 2019Updated 6 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- ☆14Apr 8, 2025Updated 11 months ago
- 基于FPGA量化的人脸口罩检测☆23Aug 24, 2021Updated 4 years ago
- A directory with some interesting research paper summaries in the field of Deep Learning☆17Apr 28, 2018Updated 7 years ago
- ☆13Nov 5, 2018Updated 7 years ago
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated last year
- pytorch AutoSlim tools，支持三行代码对pytorch模型进行剪枝压缩☆39Apr 23, 2021Updated 4 years ago
- The developed solution for designing an affordable manipulator to be used for teaching proposes where students get to use an FPGA and the…☆11Oct 3, 2023Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- yolov3_tiny implement on tensoeflow for int8 quantization (tflite)☆29Nov 27, 2018Updated 7 years ago
- Code for IJCAI2019 paper☆46Jul 5, 2019Updated 6 years ago
- Will Two Do? Varying Dimensions in Electrocardiography: The PhysioNet/Computing in Cardiology Challenge 2021☆10Jan 6, 2026Updated 2 months ago
- NeTV2 SoC based on LiteX☆17Jul 17, 2018Updated 7 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- Using Feature Decomposition method to accelerate GNN inference☆13Sep 27, 2021Updated 4 years ago
- Post-training static quantization using ResNet18 architecture☆37Aug 1, 2020Updated 5 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- ☆12Nov 27, 2020Updated 5 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- Customized implementation of the U-Net in PyTorch for super-resolving hyper-low-field MRI images.☆19Apr 5, 2023Updated 2 years ago
- FaceRecognition2 is an implementation project of face detection and recognition. The face detection using MTCNN algorithm, and recognitio…☆20Jun 20, 2018Updated 7 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- 基于OpenCV的图像序列的运动目标检测☆18Apr 10, 2017Updated 8 years ago
- Robot Operating System main repository with shell scripts☆13Feb 22, 2020Updated 6 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago
- The codes for the paper of "A particle swarm optimization-based flexible convolutional auto-encoder for image classification" published b…☆10Jul 21, 2020Updated 5 years ago
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆19Feb 17, 2022Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Jul 30, 2021Updated 4 years ago