基于剪枝的神经网络压缩与加速
☆23May 19, 2019Updated 7 years ago
Alternatives and similar repositories for Graduation-Design
Users that are interested in Graduation-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DNN_Partition辅助工具，用于对pytorch模型进行简单的性能分析以及支持模型切分☆14May 31, 2021Updated 5 years ago
- ☆22Jan 29, 2018Updated 8 years ago
- Keypoints-detection in tensorflow and tensorRT C++☆15Mar 4, 2020Updated 6 years ago
- Soft Filter Pruning for Accelerating Deep Convolutional Neural Networks☆386Oct 2, 2019Updated 6 years ago
- 模型压缩demo（剪枝、量化、知识蒸馏）☆79Apr 20, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- ☆14Apr 8, 2025Updated last year
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- ☆10May 20, 2022Updated 4 years ago
- c++ version of ViT☆13Nov 13, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- The developed solution for designing an affordable manipulator to be used for teaching proposes where students get to use an FPGA and the…☆11Oct 3, 2023Updated 2 years ago
- pytorch AutoSlim tools，支持三行代码对pytorch模型进行剪枝压缩☆39Apr 23, 2021Updated 5 years ago
- UCSD CSE 237D Spring '20 Course Project☆21Sep 4, 2023Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- yolov3_tiny implement on tensoeflow for int8 quantization (tflite)☆29Nov 27, 2018Updated 7 years ago
- Code for IJCAI2019 paper☆46Jul 5, 2019Updated 7 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- NeTV2 SoC based on LiteX☆17Jul 17, 2018Updated 8 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 11 months ago
- Pytorch implementation of our paper accepted by IEEE TNNLS, 2021 -- Filter Sketch for Network Pruning☆53Feb 11, 2021Updated 5 years ago
- 使用SVD、K-Means、降低权值精度的方法压缩Cifar-10神经网络的全连接层☆23Jul 26, 2017Updated 9 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- ☆12Nov 27, 2020Updated 5 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- Adaptive Model Streaming for real-time video inference on edge devices☆42Oct 18, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Speech Recognition with DFCNN and Transformer☆18Dec 7, 2022Updated 3 years ago
- FaceRecognition2 is an implementation project of face detection and recognition. The face detection using MTCNN algorithm, and recognitio…☆20Jun 20, 2018Updated 8 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆15Jun 28, 2021Updated 5 years ago
- A DNN model partition demo☆32Dec 13, 2019Updated 6 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆19Feb 17, 2022Updated 4 years ago