pytorch implementation of Hartley spectral pooling based on FFT
☆15Dec 12, 2018Updated 7 years ago
Alternatives and similar repositories for Hartley-spectral-pooling
Users that are interested in Hartley-spectral-pooling are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of Rippel, Snoek, and Adams 2015 (https://arxiv.org/pdf/1506.03767.pdf)☆38Feb 23, 2019Updated 7 years ago
- Pytorch reproduction of paper "Hierarchical Object Detection with Deep Reinforcement Learning"☆10Oct 3, 2023Updated 2 years ago
- Prior and Prediction Inverse Kernel Transformer for Single Image Defocus Deblurring☆11Mar 12, 2024Updated 2 years ago
- Official PyTorch implementation of the paper entitled 'Self Attentive Pooling for Efficient Deep Learning'.☆13May 3, 2024Updated 2 years ago
- Code for "Federated Accelerated Stochastic Gradient Descent" (NeurIPS 2020)☆15Jun 7, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Our solution in competition NTIRE 2023 Bokeh Effect Transformation: https://codalab.lisn.upsaclay.fr/competitions/10229☆15Jun 18, 2023Updated 3 years ago
- Codebase for "Channel selection using Gumbel Softmax"☆19Jan 20, 2021Updated 5 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- [ICDCS 2023] Evaluation and Optimization of Gradient Compression for Distributed Deep Learning☆10Apr 28, 2023Updated 3 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Code for Analyzing Redundancy in Pretrained Transformer Models accepted at EMNLP 2020☆14Oct 6, 2020Updated 5 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CoCoFL: Communication- and Computation-Aware Federated Learning via Partial NN Freezing and Quantization☆13Aug 3, 2024Updated last year
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated last year
- The developed solution for designing an affordable manipulator to be used for teaching proposes where students get to use an FPGA and the…☆11Oct 3, 2023Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- NeTV2 SoC based on LiteX☆17Jul 17, 2018Updated 7 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 9 months ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- VHDL Implementation☆15Oct 9, 2014Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 9 months ago
- Scattering GCN: overcoming oversmoothness in graph convolutional networks☆25Jun 6, 2022Updated 4 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- [CVPR2023] Practical Network Acceleration with Tiny Sets☆13Jul 28, 2023Updated 2 years ago
- Using Feature Decomposition method to accelerate GNN inference☆13Sep 27, 2021Updated 4 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- Official code for the SIGIR 2025 accepted paper "CDC: Causal Domain Clustering for Multi-Domain Recommendation".☆15Aug 27, 2025Updated 9 months ago
- ☆12Nov 27, 2020Updated 5 years ago
- Experiments codes for WSDM '24 paper "MultiFS: Automated Multi-Scenario Feature Selection in Deep Recommender Systems"☆11May 31, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FaceRecognition2 is an implementation project of face detection and recognition. The face detection using MTCNN algorithm, and recognitio…☆20Jun 20, 2018Updated 7 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- FastTrack4LLM 是一个为大模型学习者准备的大模型学习与实践框架，帮助他们轻松掌握大模型的核心原理与训练流程，让每个人都能真正理解大模型的内部机制。本项目不仅完整复现了 LLaMA、Qwen、DeepSeek 等主流开源大模型架构，还覆盖了大模型的全生命周期：To…☆31Nov 6, 2025Updated 7 months ago
- Robot Operating System main repository with shell scripts☆13Feb 22, 2020Updated 6 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆15Jun 28, 2021Updated 4 years ago
- [ICML2024] "FedLMT: Tackling System Heterogeneity of Federated Learning via Low-Rank Model Training with Theoretical Guarantees" by Jiaha…☆14Sep 22, 2024Updated last year
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago